






# NMOS

## FABRICATION PROCESS





## Table of contents

EVACUATION INSTRUCTIONS FOR TEACHERS .....	Erreur ! Signet non défini.
SECURITY INSTRUCTIONS .....	Erreur ! Signet non défini.
HANDLING INSTRUCTIONS .....	5
CLEANROOM ENTRY PROCEDURE .....	Erreur ! Signet non défini.
PROCESS SHEET : TRANSISTOR WITH POLYSILICON GATE.....	Erreur ! Signet non défini.
I- SUBSTRATE CHARACTERIZATION .....	7
II- MASKING OXIDE .....	7
III- PHOTOLITHOGRAPHY n° 1 : "OPENING TRANSISTORS" .....	8
IV- ORGANIC DECONTAMINATION .....	9
V- R.C.A. CLEANING .....	9
VI- GATE OXIDATION .....	10
VII- POLYSILICON DEPOSIT.....	10
VIII- PHOTOLITHOGRAPHY n° 2: " POLYSILICON ETCHING" .....	10
IX- ORGANIC DECONTAMINATION .....	11
X- SOURCE AND DRAIN DIFFUSION (N type) .....	13
XI- SiO <sub>2</sub> L.T.O (Low Temperature Oxide) DEPOSIT .....	13
XII- PHOTOLITHOGRAPHY n° 3 : " CONTACTS OPENING" .....	14
XIII- METALLIZATION .....	15
XIV- PHOTOLITHOGRAPHY n° 4 : " METAL ETCHING" .....	15
XV- METAL ANNEALING .....	17
XVI- WAFER TESTING .....	17
XVII- ASSEMBLY.....	17
XVIII- ELECTRICAL CHARACTERIZATION .....	17
XIX- OPERATIONS ON TEST-WAFERS .....	19
XX- CHARACTERIZATIONS .....	21
XXI- MESURE DES PROFONDEURS DE JONCTIONS .....	23
XXII- 4 PROBES RESISTIVITY MEASUREMENTS .....	24
XXIII- SIDE VIEW OF PROCESS STEPS .....	26
XXIV- DTC4R MASKS LEVEL .....	27
XXV- ELECTRICAL TESTS FORM .....	30

## EVACUATION INSTRUCTIONS FOR TEACHERS

**REMINDER :** Each teacher is responsible for the orderly and calm evacuation of all students under his care at the time of the incident.

### **IN THE MAIN CLEAN ROOM:**

- ⇒ Evacuate the students by the emergency exit which leads directly into the hall.
- ⇒ Do not go through the airlock again; do not undress.
- ⇒ Exit through the main entrance of AIME.

### **IN THE PHOTOLITHOGRAPHY ROOM:**

- ⇒ Evacuate the students by the emergency exit which leads directly into the corridor.
- ⇒ Do not go through the airlock again; do not undress.
- ⇒ Exit through the main entrance of AIME.

### **IN ASSEMBLY OR CHARACTERIZATION ROOMS:**

- ⇒ Evacuate the students through the emergency exit leading to the green space behind the AIME.
- ⇒ Do not go through the airlock again; do not undress.
- ⇒ Take a tour of AIME.

**GATHER ALL STUDENTS AT THE GATHERING POINT IN FRONT OF AIME.**

**TAKE A CENSUS.**

**DO NOT REINSTATE THE PREMISES WITHOUT THE ADVICE OF THE PERSONNEL IN CHARGE OF EVACUATION**

## SECURITY INSTRUCTIONS

### **LOCATE THE SAFETY EQUIPMENT:**

- emergency exits
- security showers
- fire extinguishers
- self-contained breathing equipment

### **WEAR PROTECTIVE GLASSES IS MANDATORY FOR:**

- CHEMICAL CLEANING (RCA AND  $H_2SO_4$ - $H_2O_2$ )
- ALL WET ATTACKS

TRAINEES ARE **FORBIDDEN** TO TRANSPORT CHEMICALS FROM ONE WORKSTATION TO ANOTHER.

Keep in mind that:

- gloves are compulsory but they do not provide sufficient protection against high temperatures or corrosive products,
- some baths give off noxious vapors, normally drawn in by laminar flow hoods,
- overshoes sometimes make the floor very slippery.

## HANDLING INSTRUCTIONS

- Throughout the duration of the process, the quality control of each step must be a permanent concern if we want to achieve a final component in working order, as well as a good performance on the whole. For this purpose, we will use in parallel with the "components" wafer, a control/test wafer ("witness") which will characterize each step carried out.
- Warning: the wafers boxes must be opened by turning the cover clockwise
- For handling a wafer with a tweezer :
  - take advantage of the flat if the wafer is in the box
  - pinch at least 5mm from the edge of the wafer to reduce the risk of breakage.**Any wafer coming out of a wet treatment must at the end undergo a rinsing with D.I. water and mechanical drying before being stored in its box.**
- A good rinsing must include a change of tweezer, it is necessary to have a second one available and clean all tweezers.
- The tips of the pliers must not be wiped (neither on the gown, nor on paper), they must be rinsed with water and dried with nitrogen.
- The function of the gloves is to protect the components from contamination. Contamination of gloves should also be avoided. They are absolutely not an effective protection against acids.
- The plastic of the boxes cannot withstand temperatures above 250 ° C. In particular, cool down the wafers coming out from oven, for about 20 seconds in the open air.
- Paper is a source of contamination, make minimal use of it.

## CLEANROOM ENTRY PROCEDURE

- Leave street clothes and bags in the seminar room.
- Six lockers, lockable, can be used in the SAS for valuables.
- No more than 4 people in the airlock at the same time

### **Clean room entry:**

Lab coat:      white :      permanent staff  
                     blue:      trainees  
                     green:      visitors

Overshoes:    place the seam inside.  
                     Do not put your foot in the clean part until you have put on your overshoes.

Mob caps:     Provision in the wall dispenser.

Gloves:        Provision in the wall dispenser. 2 sizes available.

### **Exit of clean room:**

Lab coat/mob caps/goggles: place them in your personal box

Overshoes/gloves:    throw them in dedicated trashes.

### **Recommendations:**

- Be careful not to enter the airlock with muddy or wet dress shoes (use the doormat at the entrance of the AIME).
- Limit the number of objects and documents entering the Clean Room (**carbon pencil prohibited**).

## PROCESS SHEET: TRANSISTOR WITH POLYSILICON GATE

### I- SUBSTRATE CHARACTERIZATION

COMPONENTS WAFERS n° ... :

MATERIAL: Si P type, orientation : (100)

☐ wafer thickness measurement	$e_s =$	$\mu\text{m}$
☐ 4 probes measurement	$V/I =$	$\Omega$
☐ sheet resistance calculation	$R_{\square} =$	$\Omega/\square$
☐ resistivity calculation	$\rho_s =$	$\Omega.\text{cm.}$
☐ doping concentration calculation	$N_A =$	$\text{at.cm}^{-3}$


### II- MASKING OXIDE

#### 1- Cleaning before Oxidation:

Operations	Conditions
☐ 1°) Degreasing	Acetone
☐ 2°) Rinsing	DI water
☐ 3°) Chemical Oxidation	$\text{H}_2\text{SO}_4 + \text{H}_2\text{O}_2$ (1/1) - 2 min
☐ 4°) Rinsing	DI water
☐ 5°) $\text{SiO}_2$ etching	BOE HF - 30 s
☐ 6°) Rinsing	DI water
☐ 7°) Drying	Spin dryer
☐ 8°) Washing - Drying	Washer dryer

**2- Wet thermal Oxidation:** This operation is performed inside oven N° 2-2



masking oxide
Si (P)
masking oxyde



Conditions		
☐ process also test-wafer 1 and 2		
Temperature	Duration	Flow rates
☐ from 800°C to 1100°C	25 min	N <sub>2</sub> = 1 l/min
☐ 1100°C	35 min	H <sub>2</sub> = 2,3 l/min - O <sub>2</sub> = 1,5 l/min
☐ 1100°C	30 min	O <sub>2</sub> = 2,2 l/min
☐ 1100°C	5 min	Ar = 1,5 l/min
☐ from 1100°C to 800°C	60 min	N <sub>2</sub> = 1 l/min

### III- PHOTOLITHOGRAPHY n° 1: "TRANSISTOR OPENING"

This step provides the **channel width « W »** of the transistor.



<b>Supervisor's visa for the continuation of Operations</b>		▼
Operations	Conditions	
☐ 1°) Drying	Hot plate 120°C – 2 min	
☐ 2°) HMDS Deposit (Adhesion promoter)	Spin coater 4000 rpm - 30 s	
☐ 3°) Positive photoresist deposit	Resist Shipley S1813 Spin coater 4000 rpm - 30 s	
☐ 4°) 1st annealing	Hot plate 100°C – 60 s	
☐ 5°) Alignment - Insolation	Mask n°1 – 5 s	
☐ 6°) Development	Bath at 20 °C - 25 s	
☐ 7°) Rinsing	DI water	
☐ 8°) Drying	Spin dryer	
☐ 9°) Observation	Optical microscope	
☐ 10°) 2nd annealing	Hot plate 120° C - 45 s	
☐ <b>Process test wafer 1</b>	<b>Operation n°1 (§ XIX)</b>	
☐ 11°) SiO <sub>2</sub> etching	BOE HF : time duration given by test-wafer1	
☐ 12°) Rinsing	DI water	
☐ 13°) Drying	Spin dryer	
☐ 14°) Observation	Optical microscope	
☐ 15°) Resist dissolution	Acetone	

⇨ 16°) Rinsing	DI water
⇨ 17°) Drying	Spin dryer

#### IV- ORGANIC DECONTAMINATION

Operations	Conditions
⇨ 1°) Cleaning	H <sub>2</sub> SO <sub>4</sub> + H <sub>2</sub> O <sub>2</sub> - 2 min
⇨ 2°) Rinsing	DI water
⇨ 3°) Drying	Spin dryer

#### V- CLEANING R.C.A.

This operation aims to prepare the Si - SiO<sub>2</sub> interface before growing the gate oxide, following 5 steps (A' - A - A' - B - C) :

Conditions	
⇨ clean at the same time test-wafer 1, <b><u>but not test-wafer 2</u></b>	
Operations	Conditions
⇨ 1°) Bath A'	Dilute HF - 30 s
⇨ 2°) Rinsing	DI water - 3 min minimum
⇨ 3°) Drying	Spin dryer
⇨ 4°) Bath A	HNO <sub>3</sub> boiling - 10 min
⇨ 5°) Rinsing	DI water - 3 min minimum
⇨ 6°) Bath A'	Dilute HF - 30 s
⇨ 7°) Rinsing	DI water - 3 min minimum
⇨ 8°) Bath B	NH <sub>4</sub> OH + H <sub>2</sub> O <sub>2</sub> + H <sub>2</sub> O boiling - 10 min
⇨ 9°) Rinsing	DI water - 3 min minimum
⇨ 10°) Bath C	HCl + H <sub>2</sub> O <sub>2</sub> + H <sub>2</sub> O boiling - 5 min
⇨ 11°) Rinsing	DI water - 3 min minimum
⇨ 12°) Drying	Spin dryer

## VI- GATE OXIDE



This dry Oxidation is performed in oven N° 2-1 following two steps:

Conditions		
⊞ Process test-wafer 1 also, <b>but not test-wafer 2</b>		
Temperature	Duration	Flow rates
⊞ 1100°C	20 min	O <sub>2</sub> = 2 l/min
⊞ 1100°C	10 min	Ar = 2 l/min

During this operation, continue to characterize the process (cf part XX "characterizations")


## VII- POLYSILICON DEPOSIT



This is performed in the LPCVD (Low Pressure Chemical Vapor Deposition) reactor n°4-3:

Conditions			
⊞ Process also test-wafer 2, <b>but not test-wafer 1</b>			
Temperature	Duration	Flow rates	Pressure
⊞ from 400°C to 585°C	20 min	N <sub>2</sub> = 1 l/min	1 Torr
⊞ 585°C	21 min	SiH <sub>4</sub> = 50 cc/min	250 mTorr
⊞ from 585°C to 400°C	20 min	N <sub>2</sub> = 1 l/min (cycles de purge/vide)	1 Torr

## VIII- PHOTOLITHOGRAPHY n° 2: "POLYSILICON ETCHING"



Source and drain are opened for diffusion so the channel length “L” will be set under the gate.


<b>Supervisor’s visa for the continuation of Operations</b>		
<b>Operations</b>	<b>Conditions</b>	
☐ 1°) Drying	Hot plate 120°C – 2 min	
☐ 2°) HMDS deposit (Adhesion promoter)	Spin coater 4000 rpm - 30 s	
☐ 3°) Positive photoresist deposit	Resist Shipley S1813 Spin coater 4000 rpm - 30 s	
☐ 4°) 1st annealing	Hot plate 100°C - 60 s.	
☐ 5°) Alignment - Insolation	Mask n°2 – 5 s	
☐ 6°) Development	Bath at 20 °C - 25 s	
☐ 7°) Rinsing	DI water	
☐ 8°) Drying	Spin dryer	
☐ 9°) Observation	Optical microscope	
☐ 10°) 2nd annealing	Hot plate 120° C - 45 s	
☐ 11°) POLYSILICON ETCHING (components side)	REACTIVE ION ETCHING Flow rate SF <sub>6</sub> : 30 cc/min. Pressure : 0,02 mbar Power RF : 50 W	
☐ 12°) <b>Do not remove the photoresist</b>		
☐ 13°) Observation	Optical microscope	
☐ <b>Process test-wafer 1</b>	<b>Operation n°2 (§ XIX)</b>	
☐ 14°) SiO <sub>2</sub> etching	BOE HF: time duration given by test-wafer1	
☐ 15°) Rinsing	DI water	
☐ 16°) Drying	Spin dryer	
☐ 17°) Observation	Optical microscope	
☐ 18°) Resist dissolution	Acetone + DI water	

## IX- ORGANIC DECONTAMINATION

<b>Operations</b>	<b>Conditions</b>
☐ 1°) Cleaning	H <sub>2</sub> SO <sub>4</sub> + H <sub>2</sub> O <sub>2</sub> - 2 min
☐ 2°) Rinsing	DI water
☐ 3°) Drying	Spin dryer



## X- SOURCE ET DRAIN DIFFUSION (N type)



**1- PreDeposit :** This operation is performed following 3 steps in oven n°1-1

Conditions		
☐ Process also test-wafer 1 and 2		
Temperature	Duration	Flow rates
☐ 1050°C	5 min	N <sub>2</sub> = 2 l/min - O <sub>2</sub> = 0,1 l/min
☐ 1050°C	10 min	N <sub>2</sub> = 2 l/min - O <sub>2</sub> = 0,1 l/min – POCl <sub>3</sub> = 10 mg/min
☐ 1050°C	6 min	N <sub>2</sub> = 2 l/min - O <sub>2</sub> = 0,1 l/min

**2- Drive-in :** This operation is performed in oven n°1-1 following these conditions :


Temperature	Duration	Flow rates
☐ 1100°C	7 min	N <sub>2</sub> = 1 l/min

**Supervisor's visa for the continuation of Operations** ▼

☐ Diffusion oxide e<sub>d</sub> thickness measurement on test-wafer 1 - **Operation n°3 (§ XIX)**

☐ 4 probes measurement (Oxide etching and V/I)

## XI- SiO<sub>2</sub> DEPOSIT L.T.O (Low Temperature Oxide)




After the source and drain diffusion, an insulating capping layer of SiO<sub>2</sub> L.T.O. (low temperature oxide) is deposited. This operation is performed in oven LPCVD n°3-1 following the conditions:

Conditions			
☐ Process also test-wafer 2, but not test-wafer 1			
Temperature	Duration	Flow rates	Pressure
☐ 420°C	20 min	T° Stabilization + purge	
☐ 420°C	15 min	SiH <sub>4</sub> = 30 cc/min - O <sub>2</sub> = 60 cc/min	200 mTorr
☐ 420°C	10 min	N <sub>2</sub> = 1 l/min (purge/vacuum)	1 Torr

☐ Depth measurement of diffused junction on test-wafer 1 - <b>Operation n°3 (§ XIX)</b>
☐ Thickness measurement {oxide diffusion e <sub>d</sub> + LTO oxide e <sub>n</sub> } on test-wafer 2 using profilometer - <b>Operation n°4 (§ XIX)</b>
☐ Deduce LTO oxide e <sub>n</sub> thickness

## XII- PHOTOLITHOGRAPHY n° 3 : "CONTACTS OPENING"




<b>Supervisor's visa for the continuation of Operations</b>		<span style="color: red;">▼</span>
Operations	Conditions	
☐ 1°) Drying	Hot plate 120°C – 2 min	
☐ 2°) HMDS deposit (Adhesion promoter)	Spin coater 4000 rpm - 30 s	
☐ 3°) Deposit resist	Resist Shipley S1813 Spin coater 4000 rpm - 30 s	
☐ 4°) 1st annealing	Hot plate 100°C – 60 s	
☐ 5°) Alignment - Insolation	Mask n°3 – 5 s	
☐ 6°) Development	Bath à 20 °C - 35 s	
☐ 7°) Rinsing	DI water	
☐ 8°) Drying	Spin dryer	
☐ 9°) Observation	Optical microscope	
☐ 10°) 2nd annealing	Hot plate 120° C - 45 s	
☐ 11°) SiO <sub>2</sub> etching	BOE HF : time duration given by test-wafer2	
☐ 12°) Rinsing	DI water	
☐ 13°) Drying	Spin dryer	
☐ 14°) Observation	Optical microscope	

☐ 15°) Resist dissolution	Acetone
☐ 16°) Rinsing	DI water
☐ 17°) Drying	Spin dryer
☐ 18°) Bring the components wafer to AIME staff for mounting on the sample holder	

☐ POLYSILICON thickness measurement on test-wafer 2 - **Operation n°5 (§ XIX)**

### XIII- METALLIZATION



A 300 nm thick Aluminium layer is deposited on the wafer in this step.

Either by RF magnetron sputtering


☐ Deposit	Pressure before Deposit =	$10^{-7}$ mbar
	Pressure during Deposit =	$2 \cdot 10^{-3}$ mbar
	Power RF =	150 W
	Target-substrate distance =	90 mm
	Duration of the Deposit =	15 min

**OR**

by thermal evaporation

☐ Degassing	T(subst.) =	°C
	Duration =	min
☐ Deposit	Pressure before Deposit =	mbar
	Pressure during Deposit =	mbar


### XIV- PHOTOLITHOGRAPHY n° 4 : "METAL ETCHING"



<b>Supervisor's visa for the continuation of Operations</b>		▼
<b>Operations</b>	<b>Conditions</b>	
☐ 0°) Aluminum etching bath homogenization.	Switch on the ultrasonic cleaner containing the Al etching bath.	

☐ 1°) Drying	Hot plate 120°C – 2 min	
☐ 2°) Resist deposit	Resist Shipley S1813 Spin coater 4000 rpm - 30 s	
<b>Supervisor's visa for the continuation of Operations</b>		▼
☐ 3°) 1st annealing	Hot plate 100°C – 60 s	
☐ 4°) Alignment - Insolation	Mask n°4 – 5 s	
☐ 5°) Development	Bath à 20 °C - 25 s	
☐ 6°) Rinsing	DI water	
☐ 7°) Drying	Spin dryer	
☐ 8°) Observation	Optical microscope	
☐ 9°) 2nd annealing	Hot plate 120° C - 45 s	
☐ 10°) Bath of Al etching	Stop the ultrasonic cleaner, and take out the Al etching bath	
☐ 11°) Al ETCHING	Al etching bath (40vol. H <sub>3</sub> PO <sub>4</sub> + 7vol. HNO <sub>3</sub> + 7vol. H <sub>2</sub> O) using <b>final control with naked eye</b> + 30 s of supplementary etching	
☐ 12°) Rinsing	DI water	
☐ 13°) Drying	Spin dryer	
☐ 14°) Observation	Optical microscope	

This photolithography is followed by the oxide etching of the backside of the components wafer.



<b>Supervisor's visa for the continuation of Operations</b>		▼
☐ 15°) Front side protection	UV film	
☐ 16°) POLYSILICON ETCHING backside	POLYSILICON etching bath (1vol.HF + 71vol.HNO <sub>3</sub> + 28vol.H <sub>2</sub> O) using <b>final control with naked eye</b> : homogeneous grey color in the bath	
☐ 17°) De-oxidation backside	BOE HF (attaque SiO <sub>2</sub> grille) using <b>final control with naked eye</b> checking the hydrophobicity of the backside	
☐ 18°) Rinsing	DI water	
☐ 19°) Drying	Spin dryer	
☐ 20°) UV film glue degradation	UV Light– 5 min	
☐ 21°) Cleaning resist (2 faces)	Acetone	

<input type="checkbox"/> 22°) Rinsing	DI water
<input type="checkbox"/> 23°) Drying	Spin dryer

## XV- METAL ANNEALING

This Operation is carried out in oven n ° 3-2 according to the conditions:

Temperature	Duration	Flow rates
<input type="checkbox"/> 400°C	20 min	N <sub>2</sub> + H <sub>2</sub> (5%)= 1 l/min

<input type="checkbox"/> Aluminum thickness measurement on "components" wafer using the profilometer
<input type="checkbox"/> Fill in the 1st part of the results sheet before the wafer probing test

## XVI- WAFER PROBING

<input type="checkbox"/> Quickly map the wafer to determine the region where the best components are located and select them.
---

## XVII- ASSEMBLY

<input type="checkbox"/> DICING of the "components" wafer with a diamond blade
<input type="checkbox"/> MOUNTING on base: welding by gold-silicon eutectic at T = 370 ° C
<input type="checkbox"/> MICRO-WELDING by ultrasound (wedge bonding of Al-Si wire 5%, Ø 25µm)

## XVIII-ELECTRICAL TEST

See "characterization" pages

### 1°) - Measurement I(V) :




<input type="checkbox"/> Trace the I <sub>D</sub> (V <sub>DS</sub> ) characteristics of a long channel transistor
<input type="checkbox"/> Trace the I <sub>D</sub> (V <sub>GS</sub> ) characteristics of a long channel transistor
<input type="checkbox"/> Trace the I <sub>D</sub> (V <sub>DS</sub> ) characteristics of a short channel transistor
<input type="checkbox"/> Trace the I <sub>D</sub> (V <sub>GS</sub> ) characteristics of a short channel transistor
<input type="checkbox"/> Plot the characteristic I (V) of the diode

### 2°) - Measurement C(V) :


⇨ Plot the characteristic  $C = f(V)$  of the MOS capacitance

## XIX- OPERATIONS ON THE TEST WAFER


### TEST WAFER 1:

<p><b>Operation n°1 :</b></p> <p>During PHOTOLITHOGRAPHY n ° 1, Process test-wafer n ° 1 as in the figure opposite, that is to say:</p> <p>a - Place a UV film on the right half of the wafer</p> <p>b - Immerse the wafer in the BOE HF by measuring with precision the time necessary for the attack of the SiO<sub>2</sub>.</p> <p>NB – When all the characterizations have been carried out on the witness, the latter can be completely deoxidized (if possible, during the attack on the component platelets).</p>	
<p><b>Opération n°2 :</b></p> <p>a- Place a UV film on the right half of the wafer</p> <p>b - Immerse the wafer in the BOE HF by measuring with precision the time necessary for the attack of the SiO<sub>2</sub>.</p> <p>NB – When all the characterizations have been carried out on the witness, the latter can be completely deoxidized (if possible, during the attack on the component platelets).</p>	
<p><b>Operation n°3 :</b></p> <p>During the Deposit SiO<sub>2</sub> L.T.O., Process test-wafer n ° 1 as in the figure opposite, that is to say:</p> <p>a - measure the thickness of the diffusion oxide with an ellipsometer.</p> <p>b - immerse the test-wafer in the BOE HF (approximately 1mn) to remove the SiO<sub>2</sub> created during the diffusion.</p> <p>c - cut a square of about 9 mm and make a lapping with a roller + diamond paste, then rinse and dry.</p> <p>d - put a flat drop of developer on the lapping and observe under the microscope, then blow-dry when the diffused junction appears.</p> <p>e - measure the scattered junction depth “X<sub>j</sub>” under the microscope and with the form.</p>	

### TEST WAFER 2 :

<p><b>Operation n°4 :</b></p> <p>During PHOTOLITHOGRAPHY n ° 3, Process test-wafer n ° 2 as in the figure opposite, that is to say:</p> <p>a - Place a UV film on the right half of the small piece;</p> <p>b - immerse the test-wafer in the BOE HF by measuring with precision the time necessary for the attack of the SiO<sub>2</sub>.</p>	
<p><b>Operation n°5 :</b></p> <p>During PHOTOLITHOGRAPHY n ° 3, Process test-wafer n ° 2 as in the figure opposite, that is to say:</p> <p>a - Place a UV film on the right half of the small piece (cover the previous step);</p> <p>b - immerse the test-wafer in the POLYSILICON etching bath (attack completed when the color is homogeneous grey: we then see the silicon under the SiO<sub>2</sub> which is colorless in the bath).</p>	

- $E_M$  Epaisseur Oxyde Masquage (mesure par couleur, profilometre, ellipsometre)
- $E_G$  Epaisseur Oxyde Grille (mesure par couleur, profilometre, ellipsometre)
- $E_D$  Epaisseur Oxyde Diffusion (mesure par ellipsometre avant deoxydation)
- $E_N$  Epaisseur Oxyde Isolation (mesure par profilometre, soustraire oxyde de diffusion)
- $E_P$  Epaisseur Polysilicium (mesure par profilometre)
- $X_j$  Profondeur Jonction (Rodage cylindrique)
- $I_s$  Resistance Substrat (rapport V/I du test a 4 pointes apres desoxydation)
- $I_D$  Resistance Diffusion (rapport V/I du test a 4 pointes apres desoxydation)
- $I_P$  Resistance Polysilicium (rapport V/I du test a 4 pointes sur region desoxydee)



## XX- CHARACTERIZATIONS

### I- SUBSTRATE CHARACTERIZATION:

At the start of the process, we measure:

- the four points measurement :  $V/I = \dots\dots\dots \Omega$

- the thickness of the slices:  $e_s = \dots\dots\dots \mu\text{m}$

We deduce:

$\rightarrow R_{\square s} = \dots\dots\dots \Omega$

$\rightarrow \rho_s = \dots\dots\dots \Omega.\text{cm}$

$\rightarrow N_A = \dots\dots\dots \text{at}/\text{cm}^3$

### II - MEASUREMENTS OF OXIDE THICKNESSES:

a- Masking oxide after Operation II  $e_m = \dots\dots\dots \mu\text{m}$

b- Gate oxide after Operation VI  $e_g = \dots\dots\dots \mu\text{m}$

c- Diffusion oxide after Operation X  $e_d = \dots\dots\dots \mu\text{m}$

d- L.T.O. after Operation XI  $e_n = \dots\dots\dots \mu\text{m}$

### III- CHARACTERIZATION OF THE DIFFUSION:

After step X (diffusion of the substrate), Measurements of :

$V/I = \dots\dots\dots \Omega \quad \rightarrow \quad R_{\square d} = \dots\dots\dots \Omega$

$X_j = \dots\dots\dots \mu\text{m} \quad \rightarrow \quad \rho_d = \dots\dots\dots \Omega.\text{cm}$

$\rightarrow \quad C_s = \dots\dots\dots \text{at} / \text{cm}^3$

### IV- CHARACTERIZATION OF THE DOPED POLYSILICON LAYER:

After step X (diffusion of the substrate), Measures of :

$V/I = \dots\dots\dots \Omega \quad \rightarrow \quad R_{\square p} = \dots\dots\dots \Omega$

$e_p = \dots\dots\dots \mu\text{m} \quad \rightarrow \quad \rho_p = \dots\dots\dots \Omega.\text{cm}$

## V-ELECTRICAL TESTS:

The list of measurements mentioned below is given by way of example to allow either comparisons with theoretical values or the determination of new technological parameters.

1 - For each of the transistors of a chip:

⇨ Trace the network of characteristics  $I_D(V_{DS})$  and  $I_D(V_{GS})$  and deduce

- $g_m$  transconductance
- the on-state resistance  $R_{on}$  (for  $V_{GS} = 5\text{ V}$ )<sup>1</sup>

⇨ We can also evaluate:

- Current  $I_{DS0}$  at  $V_{GS} = 0$
- the threshold voltage  $V_T$
- the breakdown voltage  $V_B$

To be able to do the calculations, it is necessary to know the geometric dimensions of the components produced:

Transistor MOS "long channel"		Transistor MOS "short channel"		
L = ..... $\mu\text{m}$ - W = ..... $\mu\text{m}$		L = ..... $\mu\text{m}$ - W = ..... $\mu\text{m}$		
$g_m = \dots\dots\dots\text{mS}$	$R_{on} = \dots\dots\dots\Omega$	$g_m = \dots\dots\dots\text{mS}$	$R_{on} = \dots\dots\dots\Omega$	
$V_T = \dots\dots\dots\text{V}$	$V_B = \dots\dots\dots\text{V}$	$I_{DS0} = \dots\dots\dots\mu\text{A}$	$V_T = \dots\dots\dots\text{V}$	$V_B = \dots\dots\dots\text{V}$
			$I_{DS0} = \dots\dots\dots\mu\text{A}$	

2 – For the MOS capacitor:

⇨ Draw the curve C (V) in high frequencies and deduce from it  $C_{ox}$ ,  $C_{dep}$ ,  $V_T$  et  $Q_{SS}$  :

MOS Capacitor :		S =	$\text{cm}^2$
$C_{ox} = \dots\dots\dots\text{pF}$		$\epsilon_{ox} = \dots\dots\dots\mu\text{m}$	
$C_{dep} = \dots\dots\dots\text{pF}$			
$V_T = \dots\dots\dots\text{V}$		$N_{ox} = \dots\dots\dots\text{charges.cm}^{-2}$	

<sup>1</sup> The experimental value  $R_{on}$  is obtained by measuring the slope of the characteristic  $I_D(V_{DS})$  à  $V_{GS} = \text{constant}$  in the region where the current increases linearly with the voltage.

## XXI- MEASUREMENT OF JUNCTION DEPTHS

### DEFINITION:

$X_j$  is the distance counted from the silicon surface such that  $C(X_j) = C_B$

$C(x)$  corresponding to the doping profile of the diffused zone and  $C_B$  to that of the substrate.

### PROCEDURE:

a- Mechanical digging of the sample by a cylinder of radius  $R$  coated with diamond paste to obtain an imprint with a depth greater than  $X_j$ .

b- Chemical revelation which colors the N zone and the P zone differently.

c- Observation under Optical microscope and measurement of quantities  $x$  and  $y$  (fig. 3).

### CALCULATION OF $X_j$ :

With the notations in the figure, the measured lengths  $x$  and  $y$  are such that:

$$\left. \begin{aligned} x &= a - b \\ y &= a + b \end{aligned} \right\} xy = a^2 - b^2$$

In addition, simple geometric considerations lead to:

$$x_j = \{R^2 - b^2\}^{\frac{1}{2}} - \{R^2 - a^2\}^{\frac{1}{2}}$$

$$\begin{aligned} 8 R \left\{ \left( 1 - \frac{b^2}{2R^2} \right) - \left( 1 - \frac{a^2}{2R^2} \right) \right\} &= \frac{xy}{2R} \\ &= \frac{xy}{2R} \end{aligned}$$

Taking into account the radius of the cylinder  $R = 1.25 \text{ cm}$  and the magnification of the microscope, we have:

**objective X 3,2** 1 division of Vernier screw  $\rightarrow 1 \mu\text{m}$  and

$$x_j (\mu\text{m}) = 39,9 \cdot 10^{-6} x_{(\text{div})} \cdot y_{(\text{div})}$$

**objective X 5** 1 division of Vernier screw  $\rightarrow 0,6 \mu\text{m}$  and

$$x_j (\mu\text{m}) = 14,40 \cdot 10^{-6} x_{(\text{div})} \cdot y_{(\text{div})}$$




Figure 1




Figure 2




Figure 3

# XXII- 4-POINT RESISTIVITY MEASUREMENT

## Measure 4 points

### 1. V/I measurement on a thin layer of thickness and resistivity $\rho$

If the thickness is negligible compared to the other dimensions, we can construct a two-dimensional model of the conduction which works:


$$\frac{V}{I} = K \cdot \frac{\rho}{e} \quad (1)$$

Knowing a dimensionless coefficient characteristic of 2D geometry (shape of contours, position of contacts),

$$\frac{V}{I} = K \cdot R_0 \quad (2)$$

The ple ratio characterizes the layer, we note it R. We then have:

(N.B. R, is expressed in Ohms)




### 2. Value of K (special case)

The coefficient K can be calculated analytically in some very simple particular cases, for example for 4 points aligned equidistant on a layer without limits (infinite):

$$K = \frac{\ln(2)}{\pi} \quad (3)$$

(practical value:  $1/K = 4.532$ )



### 3. Case of a doped layer

The resistivity is not uniform over the thickness  $e$ , but formulas (2) and (3) are still applicable, by generalization of the use of  $R_0$

$$\frac{V}{I} = \frac{\rho_m}{e} \quad (4)$$


We then define an average resistivity  $\rho_m$  such that:  $R_0 = \frac{\rho_m}{e}$   
If the dopant distribution law is known,  $\rho_m$  concentration can be deduced at the surface and for different depths (see charts).

### 4. Relationship with mask drawing

Resistance of a conductive track of length  $L$  and width  $W$  (a parallelepiped):

$$R = \rho \cdot \frac{L}{S} = \rho \cdot \frac{L}{e \cdot W} = \frac{L}{W} \cdot R_0 \quad (5)$$

where  $L$  and  $W$  characterizes the design of the masks while  $R$  characterizes the technology. The  $L/W$  ratio can be considered as a "number of squares", hence the name  $R_0$ : "resistance per square".



### 5. Case of significant thickness

If the thickness of the layer is not negligible but still reasonably small, formulas (2) and (3) can be applied by replacing  $K$  by a corrected  $K$  coefficient, a function of the ratio between the thickness and the other dimensions.

In the case of the 4 equidistant points of distance  $d$ , the correction is negligible as long as:

$$\frac{e}{d} < 0.25$$

### Practical method for measuring 4 points:



- perform a V/I measurement not too close to the edges of the sample
  - express the measurement in Ohms
  - multiply by 4.532 to obtain  $R$ , note this result (always in Ohms) (the distance between points being 1.59 mm, the thickness correction is not necessary)
  - express the thickness of the layer in cm.
  - multiply  $R$  by  $e$  to obtain the resistivity for  $P_m$  note this result (in Ohm.cm) use an abacus to deduce the dopant concentration (after possibly calculation of conductivity in  $\text{Chim}^1 \text{ cm}^{-1}$ ).
- ATTENTION: it is not the same chart depending on whether the doping is uniform (substrate, deposited polysilicon) or not (diffused or implanted layer).





# XXIII-SECTIONAL VIEWS OF THE DIFFERENT STAGES OF THE PROCESS





- Si oxydation
































- Oxide opening area



- Dry oxidation




- Polysilicon deposit



CHIP C3


CHIP C4




CHIP C1

CHIP C2


## DTC4R : CHIP C1




NIV. 1 : Zone Active



NIV. 2 : Polysilicium




NIV. 3 : Contact




NIV. 4 : Alu


## DTC4R : CHIP C4




NIV. 1 : Zone Active



NIV. 2 : Polysilicium



NIV. 3 : Contact



NIV. 4 : Alu


**I- MOS CAPACITOR (Substrate P, High frequency Measurement (1 MHz))**

$$C_{MAX} = C_{OX} = S \frac{\epsilon_o \epsilon_{OX}}{e_{OX}}$$

$$\frac{1}{C_{MIN}} = \frac{1}{C_{OX}} + \frac{1}{C_{dep}}$$

$$C_{dep} = S \frac{\epsilon_o \epsilon_{Si}}{W_{MAX}}$$

$$W_{MAX}^2 = \frac{kT}{q} \frac{4 \epsilon_o \epsilon_{Si}}{q N_A} \log \left( \frac{N_A}{n_i} \right)$$



**II- TRANSCONDUCTANCE OF A MOS TRANSISTOR (saturated regime)**

$$g_m = \frac{Z}{L} \mu_n \frac{\epsilon_o \epsilon_{OX}}{e_{OX}} (V_G - V_T) \quad \rightarrow \quad Z \frac{\epsilon_o \epsilon_{OX}}{e_{OX}} v_s$$

**III- THRESHOLD VOLTAGE (channel N)**

$$V_{Tmes} = V_{Tid} - \frac{Q_{SS}}{C_{OX}} \quad \text{ou} \quad N_{SS} = (V_{Tmes} - V_{Tid}) \frac{C_{OX}}{qS} \quad (\text{cm}^{-2})$$

$$\text{et} \quad V_{Tid} = \Phi_{ms} + 2 \Phi_F + \sqrt{2 \Phi_B \Phi_F}$$

$$\text{avec} \quad \Phi_B = 2 N_A \frac{\epsilon_{OX}^2 \epsilon_{Si}}{\epsilon_o \epsilon_{OX} \epsilon_{OX}} \quad \Phi_F = \frac{kT}{q} \text{Log} \frac{N_A}{n_i}$$

$$\Phi_{ms} = \Phi_m - \left( X_{Si} + \frac{E_g}{2q} + \Phi_F \right)$$


**IV- SOME NUMERICAL VALUES (Si, T = 300 °K)**

$$U_T = \frac{kT}{q} = 0,0259 \text{ V} \quad ; \quad \frac{E_g}{2q} = 0,56 \text{ V} \quad ; \quad n_i = 1,45 \cdot 10^{10} \text{ cm}^{-3}$$


$$\epsilon_{Si} = 11,9 \quad ; \quad \epsilon_{OX} = 3,9 \quad ; \quad \epsilon_o = 8,85 \cdot 10^{-14} \text{ F.cm}^{-1} \quad ; \quad v_s = 10^7 \text{ cm.s}^{-1}$$

$$\text{Pour une grille en Al : } \Phi_m - x_{Si} = -0,11 \text{ V}$$

## V- SILICON DOPING



# VI- DOPING OF DIFFUSED LAYERS AFTER PREDEPOSITION



# I Theoretical calculation of the threshold voltage $V_T$ of the MOS

## Notations

- $W_0$  and  $W_{Si}$  work on grid output and the S, respectively.
- $\phi_{ms} = \frac{W_0 - W_{Si}}{q}$  Wo- $W_{Si}$  equivalent voltage of the output work difference
- $\phi_{dep}$ : tension supported by the depopulated zone of thickness  $W_{dep}$  max
- $A_{Vox}$ : voltage supported by the gate oxide at threshold.
- $Q_{ss}$ : charge in  $C/cm^2$  in the oxide (negative charge in the channel)
- $N_{ss} = \frac{Q_{ss}}{q}$  equivalent in atoms/ $cm^2$  q
- $\epsilon_{ox}$ - gate oxide thickness
- $C_{ox} = \epsilon_{ox}/\epsilon_{ox}$  Capacity of gate oxide per unit area
- threshold voltage  $V_T$ ,  $V_T + V_{FB}$  must be  $>0$  in the NMOS
- VFB: negative flat band voltage

$$V_{FB} = \frac{W_0 - W_{Si}}{q} - \frac{Q_{ss}}{C_{ox}} < 0$$


Ideal case

$\phi_{ms}$  and  $Q_{ss}=0$

$V_T$  id  $A_{Vox} + \phi_{dep} > 0$  in NMOS

$$Pop-2UT \ln \frac{N_A}{n_i}$$

$$\Delta V_{ox} = \frac{\epsilon_{ox}}{\epsilon_{ox}} \sqrt{2q\epsilon_{si} N_A \phi_{dep}}$$



## About $\phi_{ms}$

The following chart makes it possible to determine the difference in output work between Ga and Si according to the type of substrate (N or P) and according to its doping and for various types of gates (Poly Si, Poly Si, P or Al).

Ex: substrat P,  $N_A=10^{16}$ , Grille  $N^+Si \Rightarrow \phi_{ms} \approx -0,8V$

### □ Dielectric data

$$\epsilon_{OX}=3,9 \epsilon_0$$

$$\epsilon_0=8,85 \cdot 10^{-14} F/cm$$

$$\epsilon_{Si}=11,9 \epsilon_0$$

### □ Data Si, at 300°K: intrinsic density $n_i=10^{10} cm^{-3}$

band gap \

$$E_g=1,12eV$$

thermodynamic voltage

$$U_T = \frac{kT}{q} = 26mV$$


## II MOS capacity (Substrate P, High frequency measurements (1 MHz))

$$C_{MAX} = C_{OX} = S \frac{\epsilon_0 \epsilon_{OX}}{e_{OX}}$$

$$\frac{1}{C_{MIN}} = \frac{1}{C_{OX}} + \frac{1}{C_{dep}}$$

$$C_{dep} = S \frac{\epsilon_0 \epsilon_{Si}}{W_{MAX}}$$

$$W_{MAX}^2 + \frac{kT}{q} \frac{4\epsilon_0 \epsilon_{Si}}{qN_A} \log\left(\frac{N_A}{n_i}\right)$$



## III Transconductance of a MOS transistor (saturated mode)

$$g_m = \frac{Z}{L} \mu_n \frac{\epsilon_0 \epsilon_{OX}}{e_{OX}} (V_G - V_T) \rightarrow Z \frac{\epsilon_0 \epsilon_{OX}}{e_{OX}} v_s$$

$\phi_{MS}$  versus Silicon Doping for Various Gate Electrodes

